Silicon Vandals logo

Silicon Vandals

PCB Schematic & Layout Reviewer

Free Reviewer for PCB Schematics and Layouts. 

A PCBA order costs you 2 weeks and $200 per iteration, check your schematic and layout here first. 

EasyEDA Pro .epro2 exports today · KiCad, Altium and Gerbers on the waitlist

Upload your board

An EasyEDA Pro .epro2 export, up to 60 MB. Parsed server-side and discarded unless you save it as a project.

Drop .epro2 here, or click to choose

Not on EasyEDA?

Tell us what you design in and we'll let you know when it's supported.

View the example board

The nRF9151 Stamp K — a 4-layer LTE-M module. Opens straight on a finished review, no upload needed.

What you get back

Findings, not a score. Each one names the nets and parts it is about, cites the evidence it was drawn from, and tells you what to change. These three come from the recorded review of the example board:

VSIM reaches the card holder through roughly 24 mm of 0.25 mm track with only a 100 nF at the modem end. During an LTE-M transmit burst the rail sags far enough that the card can drop out of the session and re-register, which presents as random loss of connectivity rather than as a hardware fault. The failure is intermittent and temperature-dependent, so it usually escapes bench testing and shows up in the field.

Evidence
  • VSIM: net runs U1 pin 32 → CN2, no capacitor within 5 mm of CN2
  • C14 (100 nF): placed 23.8 mm from the card contacts
  • Track: 0.25 mm, no parallel return under the run for its final 9 mm
Recommended actions
Add 1 µF X5R within 3 mm of the card holder VSIM pin, returned to the same ground pour.
Keep the existing 100 nF at the modem end; the two are complementary, not redundant.
Check the return path under the last 9 mm of the run is unbroken on the adjacent layer.
example-sim-bulk
example-decap-loop
example-rf-stitching

How it works

  1. 01

    Upload & verify

    We rebuild your board from the export and show it back. You confirm the reconstruction matches.

  2. 02

    Rule pass

    Fabricator design rules and the host-module interface spec, checked geometrically. Free and unlimited.

  3. 03

    AI deep dive

    The reviewer asks clarifying questions first, then returns cited findings with severities and actions.

What it costs

Uploads, the reconstruction and every rule and DRC pass are free, unlimited, and need no account. Your first AI deep dive is free too. Signing in adds 100 credits — enough for roughly ten more deep dives — and unlocks the heavier Opus and Fable tiers.

Your export is parsed server-side and discarded once the review is done, unless you choose to save it as a project. Saved boards are stored privately and reachable only through your own link.

Get the pre-order checklist

The checks we run before a board goes to fab, plus a note when we add support for your EDA tool. No spam, unsubscribe any time.

Offline .eprj2 saves from schema 25.10+ are an encrypted commit store and cannot be read by anyone — export from the web editor instead.